/* Receive Interrupt Mask Register (RIMR) */